



# American International University – Bangladesh

## Faculty of Engineering

### Department of Electrical and Electronic Engineering

| Final Assignment        |                                              |                     |            |
|-------------------------|----------------------------------------------|---------------------|------------|
| <b>Course Name:</b>     | Microprocessor and Embedded Systems with Lab | <b>Course Code:</b> | EEE 4103   |
| <b>Semester:</b>        | Fall 2025-2026                               | <b>Section:</b>     | O          |
| <b>Faculty Name:</b>    | Dr. Md. Rukonuzzaman                         |                     |            |
| <b>Submission Date:</b> | 27/12/25                                     | <b>Due Date:</b>    | 28/12/2025 |

#### Course Outcome Mapping with Questions

| Items  | CO  | POI       | K  | P          | A | Marks | Obtained Marks |
|--------|-----|-----------|----|------------|---|-------|----------------|
| Q1-Q10 | CO3 | P.a.4.C.3 | K4 | P1, P3, P7 |   | 10    |                |

#### Student Information:

|               |              |   |   |   |   |   |   |   |   |   |                |          |             |     |
|---------------|--------------|---|---|---|---|---|---|---|---|---|----------------|----------|-------------|-----|
| Student Name: | Chinmoy Guha |   |   |   |   |   |   |   |   |   |                | Section: | O           |     |
| Student ID #: | 2            | 2 | - | 4 | 8 | 0 | 5 | 6 | - | 2 | Assigned Date: | 27/12/25 | Department: | CSE |
|               | p            | q | - | a | b | c | d | e | - | r |                |          |             |     |

#### Assessment Rubrics:

| COs-POIs                 | Excellent [10]                                                                                                                                                                                                                                    | Proficient [8-9]                                                                                                                                                                                                                                                 | Good [6-7]                                                                                                                                                                                                                                               | Acceptable [4-5]                                                                                                                                                                                                                                                              | Unacceptable [1-3]                                                                                                                                                                                                                                              | No Response [0]                           | Secured Marks |
|--------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|---------------|
| <b>CO3<br/>P.a.4.C.3</b> | All the problems are solved correctly. The simulation processes are clearly described, and results are generated by combining all possible input patterns with appropriate outcomes. All necessary drawings and computations are shown correctly. | All the problems are solved correctly. The simulation processes are clearly described, and results are generated by combining all possible input patterns with appropriate outcomes. A few necessary drawings and computations are missing but no wrong drawing. | All the problems are solved correctly. The simulation processes are not clearly described, and results are generated by combining all possible input patterns with appropriate outcomes. A few necessary drawings and computations are missing or wrong. | All the problems are not solved correctly. The simulation processes are not clearly described, and results are generated by combining several wrong or less no of input patterns with in/appropriate outcomes. Some necessary drawings and computations are missing or wrong. | All the problems are not solved correctly. The simulation processes are not described, and results are generated by combining mostly wrong input patterns with inappropriate outcomes. Almost all the necessary drawings and computations are missing or wrong. | No responses at all or copied from others |               |
| <b>Comments</b>          |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 | <b>Total Marks (10)</b>                   |               |

1. Compute the duty cycle and sketch the waveform obtained at port D of the Arduino. Identify the modes of operation and compute the operating frequency of that mode based on the following program segment. Identify the Timer of the Arduino Microcontroller. The system clock frequency is  $(pq + r - b)$  MHz. Illustrate the relevant timing diagrams.

```
DDRD |= (1 << PD5);
pinMode(5, OUTPUT);
OCR0A = (200 + d + e);
OCR0B = (100 + a + b + c);
TCCR0A |= (1 << COM0B1) | (1 << COM0A0) | (1 << WGM01) | (1 << WGM00); TCCR0B |=
(1 << WGM02) | (1 << CS01) | (1 << CS00);
```

Name: Nafis Rahman Siam

ID → 23-50834-1

Ans. No-1

Given,

$pq - abede - r$

$= 23 - 50834 - 1$

System clock frequency:

$$f_{clk} = (pq + r - b) \text{ MHz}$$

$$= (23 + 1 - 0)$$

$$= 24 \text{ MHz}$$

Identify the Timers Used:

Registers used:

OCR0A, OCR0B

TCCR0A, TCCR0B

Timers Used: Timer 0

Mode of operation (WGM bits)

$$\text{WGM02 : 0} = 111_2 = 7$$

Mode 7 of Timer0:

Fast PWM mode with OCR0A as Top

Compare Output modes:

OCR0A (PD6)

$$\rightarrow \text{COM0A0} = 1$$

$$\text{COM0A1} = 0$$

OCR0B (PD5)

$$\rightarrow \text{COM0B1} = 1$$

$$\text{COM0B0} = 0$$

Since PD5 is configured as output:

PWM output appears on PD5 (OCR0B)

Timer Prescalers

$$\text{CS01} = 1$$

$$\text{CS00} = 1$$

$$\text{CS02} = 0$$

Prescalers value:

$$N = 64$$

OCR Values:

Date : .....

$$\text{Top value: } \text{OCROA} = 200 + d + e = 200 + 3 + 4 = 207$$

$$\text{Compare value: } \text{OCROB} = 100 + a + b + c = 100 + 5 + 0 + 8 = 113$$

Operating Frequency of PWM:

For Fast PWM with OCROA as TOP:

$$f_{\text{PWM}} = \frac{f_{\text{clk}}}{N \times (\text{OCROA} + 1)}$$

$$= \frac{24 \times 10^6}{64 \times (207 + 1)} = \frac{24 \times 10^6}{13312} \approx 1.80 \text{ kHz}$$

Duty cycle Calculation:

$$\text{Duty cycle} = \frac{\text{OCROB} + 1}{\text{OCROA} + 1} \times 100\%$$


$$= \frac{113 + 1}{207 + 1} \times 100 = \frac{114}{208} \times 100 \approx 54.8\%$$



**Oricef**  
Ceftriaxone USP

9


Waveform at Port D (PD5)



High duration = 114 timer counts

Low " =  $208 - 114 = 94$  timer counts

Timing diagram (Fast PWM - mode 7)

Timer counts from 0  $\rightarrow$  OCRA

Clears to 0 after reaching TOP



2. Calculate and identify the followings from the lines of codes mentioned in this question, Here the system clock frequency is  $(pq + r - b)$  MHz.
- System clock frequency
  - Duty cycle
  - Frequency of the PWM waveform
  - Time period of the PWM waveform
  - Waveform generation mode
  - Compare output mode
  - Waveform of the counter value
  - Waveform of the output channel

```
DDRD |= (1<<PD6);
pinMode (6, OUTPUT);
OCR0A = (75 + a + b + e);
TCCR0A |= (1 << COM0A1) | (1<<WGM00);
TCCR0B |= (1<<CS00);
```

Solution:

Name - Suvra Chakraborty  
 ID - 22-48067-2  
 Course - Microprocessor and Embedded System  
 Sec - 0

Pa - a b c d e - n  
 22 - 48067 - 2

a. System clock frequency

$$f_{clk} = (22 + 2 - 8)$$

$$P_n = 2 \times 2 = 4$$

$$f_{clk} = (4 + 2 - 8) = -2 \text{ MHz}$$

A negative clock frequency is not physically possible,  
 the system will work by Atmega328P (Arduino Uno)  
 i.e.,  $f_{clk} = 16 \text{ MHz}$

b. Duty cycle

calculation of OCR0A:

$$OCR0A = 75 + a + b + e$$

$$= 75 + 4 + 8 + 7 = 94$$

For 8-bit PWM

$$TOP = 255$$

$$\text{Duty cycle} = \frac{OCR0A}{255} \times 100\%$$

$$= \frac{94}{255} \times 100 = 36.86\%$$

$$\text{Duty cycle} \approx 36.9\%$$

c. Frequency of the PWM waveform.

From control register

$$CS00 = 1 \rightarrow \text{Prescaler } N = 1$$

PWM frequency formula (8-bit PWM)

$$\begin{aligned} f_{\text{PWM}} &= \frac{f_{\text{clk}}}{N \times 256} \\ &= \frac{16,000,000}{1 \times 256} \end{aligned}$$

$$f_{\text{PWM}} = 62.5 \text{ KHz}$$

d. Time Period of the PWM waveform

$$\begin{aligned} T &= \frac{1}{f_{\text{PWM}}} \\ &= \frac{1}{62,500} = 16 \mu\text{s} \end{aligned}$$

e. waveform generation mode

From code

$$WGM00 = 1$$

$$WGM01 = 0$$

$$WGM02 = 0$$

$$\text{w/ } WGM \text{ bits} = 001$$

According Timer 0 mode selection

Phone correct PWM (8-bit)

f. Compare output mode  
given code

COMOAI = 1

COMOAO = 0

This configuration corresponds to

Non-inverting compare output mode

operation:

- output is not at bottom
- output is cleared on compare match

g. waveform of the counter value


In phase correct PWM, the timer counter counts

from 0 to 255

then 255 back to 0

Diagram

counter value



up-down (triangular) counting




h. waveform of the output channel

(PD6/OC0A)

- Output Pin: PD6 (OC0A)
- Mode: Phase correct PWM
- Compare mode: Non-inverting
- Duty cycle  $\approx 36.9\%$
- Frequency = 62.5 kHz

Output waveform diagram

OC0A output



PWM waveform at PD6

### Conclusion

The given code configures Timer0 of ATmega328P to generate a phase correct PWM signal at pin PD6 (OC0A) with a frequency of 62.5 kHz and a duty cycle of approximately 36.9%, using a prescaler of 1 and non-inverting compare output mode.

3. Design an a-bit shifter for the following shifting operations listed in the following Table 2:

Table 2 Functions of control variables

| Binary Code | Functions of selection variables |            |      |                     |                     |                                |
|-------------|----------------------------------|------------|------|---------------------|---------------------|--------------------------------|
|             | A                                | B          | D    | F with $C_{in} = 0$ | F with $C_{in} = 1$ | H                              |
| 0 0 0       | Input Data                       | Input Data | None | A-1                 | A, $C \leftarrow 1$ | No Shift                       |
| 0 0 1       | R1                               | R1         | R1   | A+B                 | A+B+1               | Shift Right with $I_R=0$       |
| 0 1 0       | R2                               | R2         | R2   | A-B-1               | A-B                 | Shift Left with $I_L=0$        |
| 0 1 1       | R3                               | R3         | R3   | A, $C \leftarrow 0$ | A+1                 | Circulate Left with Carry      |
| 1 0 0       | R4                               | R4         | R4   | A'                  | A'                  | 0's to the output Bus          |
| 1 0 1       | R5                               | R5         | R5   | $A \cap B$          | $A \cap B$          | 1's to the output Bus          |
| 1 1 0       | R6                               | R6         | R6   | A XOR B             | A XOR B             | Circulate-Right with Carry     |
| 1 1 1       | R7                               | R7         | R7   | A U B               | A U B               | Circulate-Right with Zero flag |

Name: Mashkum Ibtesham Wazed

ID: 23-54266-3


Course: Microcontrollers and Embedded systems

Section: 0

pg - a bode - m

23 54266 3

- ③ Design a 5-bit shifter for the following shifting operations



4. Design an adder/subtractor circuit with one selection variable  $s$  and two inputs  $A$  and  $B$ : when  $s = 1$  the circuit performs  $A+B$ . When  $s = 0$  the circuit performs  $A-B$  by taking the 2's complement of  $B$ .

Name: Mohammad Anson Uddin

Id: 22-47975-2

Course: Microprocessors and Embedded

Sec: 0

4

To design a 1-bit adder/subtractor circuit using a single control input  $s$  and two 1-bit operands  $A$  and  $B$ :

When,  $s = 1$ , the circuit performs:  $A+B$

$s = 0$ , the circuit performs:  $A-B$

Using the 2's complement method for subtraction

To implement both addition in a single circuit, we use the following approach:

. Subtraction:

$$A - B = A + B + 1 \text{ using 2 complements of } B$$

. Addition:

$$A + B$$

To accommodate both cases:  
modified  $B$  input,

$$B' = B \oplus s$$

$$\text{if } s = 1; B' = B$$

$$\text{if } s = 0; B' = B$$

Carry-in ( $c_{in}$ ):

$$c_{in} = \bar{S}$$

if  $S=1$ :  $c_{in} = 0$ if  $S=0$ :  $c_{in} = 1$  (to add 1 for 2's complement subtraction)

Using standard full-adder logic:

Sum:

$$\text{Sum} = A \oplus B \oplus S$$

Carry:

$$\text{Carry} = A \cdot B' + (A \oplus B') \cdot c_{in}$$

where,

$$B' = B \oplus S$$

$$c_{in} = \bar{S}$$

Truth table

| S | A | B | $\bar{S}$ | $B' = B \oplus \bar{S}$ | $c_{in} = \bar{S}$ | Sum | Carry |
|---|---|---|-----------|-------------------------|--------------------|-----|-------|
| 0 | 0 | 0 | 1         | 1                       | 1                  | 0   | 1     |
| 0 | 0 | 1 | 1         | 0                       | 1                  | 1   | 0     |
| 0 | 1 | 0 | 1         | 1                       | 1                  | 0   | 1     |
| 0 | 1 | 1 | 1         | 0                       | 1                  | 0   | 0     |
| 1 | 0 | 0 | 0         | 1                       | 0                  | 1   | 0     |
| 1 | 0 | 1 | 0         | 0                       | 0                  | 1   | 0     |
| 1 | 1 | 0 | 0         | 0                       | 0                  | 0   | 1     |
| 1 | 1 | 1 | 0         | 1                       | 0                  | 0   | 1     |

Sum k-map

$$\text{Sum} = A \oplus B \oplus \bar{S}$$

| A \ B | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 0     | 0  | 1  | 1  | 0  |
| 1     | 1  | 0  | 0  | 1  |


$$\text{Sum} = A \oplus B \oplus \bar{S}$$

Carry k-map

| A \ B | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 0     | 1  | 0  | 0  | 1  |
| 1     | 1  | 1  | 1  | 1  |

$$\text{Carry} = A \cdot B' + (A \oplus B) \cdot \bar{S}$$

Adder/Subtractor ( $S=1$ :  $A+B$ ,  $S=0$ :  $A-B$  using 2's complement)





5. Write a 16-bit control word in binary and hexadecimal for the following micro-operations:

- $R_a \rightarrow R_r - R_a$
- $R_1 \rightarrow R_2 \text{ XOR } R_4$
- $R_5 \rightarrow R_r + R_a$
- $R_4 \rightarrow R_4 \text{ AND } R_r$
- $R_3 \rightarrow \text{SHL } R_r$

|   |   |   |   |                 |   |   |   |   |    |    |    |    |    |    |    |
|---|---|---|---|-----------------|---|---|---|---|----|----|----|----|----|----|----|
| 1 | 2 | 3 | 4 | 5               | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| A | B | D | F | C <sub>in</sub> | H |   |   |   |    |    |    |    |    |    |    |

| Binary code | Function of selection variables |            |      |                            |                            |                        |
|-------------|---------------------------------|------------|------|----------------------------|----------------------------|------------------------|
|             | A                               | B          | D    | F with C <sub>in</sub> = 0 | F with C <sub>in</sub> = 1 | H                      |
| 0 0 0       | Input data                      | Input data | None | $A, C \leftarrow 0$        | $A + 1$                    | No shift               |
| 0 0 1       | R1                              | R1         | R1   | $A + B$                    | $A + B + 1$                | Shift-right, $I_R = 0$ |
| 0 1 0       | R2                              | R2         | R2   | $A - B - 1$                | $A - B$                    | Shift-left, $I_L = 0$  |
| 0 1 1       | R3                              | R3         | R3   | $A - 1$                    | $A, C \leftarrow 1$        | 0's to output bus      |
| 1 0 0       | R4                              | R4         | R4   | $A \vee B$                 | —                          | —                      |
| 1 0 1       | R5                              | R5         | R5   | $A \oplus B$               | —                          | Circulate-right with C |
| 1 1 0       | R6                              | R6         | R6   | $A \wedge B$               | —                          | Circulate-left with C  |
| 1 1 1       | R7                              | R7         | R7   | $\bar{A}$                  | —                          | —                      |

Ans. to the Que. No - 5

ID - 23 - 54270 - 3  
PR a b c d e - ~~12~~

- a)  $R_a \leftarrow R_r - R_a$   
 $R_5 \leftarrow R_3 - R_5$

|     |     |     |     |                 |     |         |             |
|-----|-----|-----|-----|-----------------|-----|---------|-------------|
| A   | B   | D   | F   | C <sub>in</sub> | H   | binary  | Hexadecimal |
| 011 | 101 | 101 | 010 | 1               | 000 | → 30376 | 76          |

- b)  $R_1 \leftarrow R_2 \text{ XOR } R_4$

|     |     |     |     |                 |     |         |      |
|-----|-----|-----|-----|-----------------|-----|---------|------|
| A   | B   | D   | F   | C <sub>in</sub> | H   |         |      |
| 010 | 100 | 001 | 101 | 0               | 000 | → 20688 | 50D0 |

- c)  $R_5 \leftarrow R_r + R_a$   
 $R_5 \leftarrow R_3 + R_5$

|     |     |     |     |                 |     |         |      |
|-----|-----|-----|-----|-----------------|-----|---------|------|
| A   | B   | D   | F   | C <sub>in</sub> | H   |         |      |
| 011 | 101 | 101 | 001 | 0               | 000 | → 30352 | 7690 |

- d)  $R_4 \leftarrow R_4 \text{ AND } R_r$   
 $R_4 \leftarrow R_4 \text{ AND } R_3$

|     |     |     |     |                 |     |         |      |
|-----|-----|-----|-----|-----------------|-----|---------|------|
| A   | B   | D   | F   | C <sub>in</sub> | H   |         |      |
| 100 | 011 | 100 | 100 | 0               | 000 | → 36416 | 8E40 |

- e)  $R_3 \leftarrow \text{SHL } R_r$   
 $R_3 \leftarrow \text{SHL } R_3$

|     |     |     |     |                 |     |         |      |
|-----|-----|-----|-----|-----------------|-----|---------|------|
| A   | B   | D   | F   | C <sub>in</sub> | H   |         |      |
| 011 | 011 | 011 | 100 | 0               | 010 | → 28098 | 6DC2 |

6. Draw the diagram of a 4-bit status register that has four status bits - carry, sign, zero and overflow flags. Find the four status bits performing the following operations of the two numbers of 8-bits:

Number A:  $100 + a + b$

Number B:  $110 + r + a$

- a)  $A + B$
- b)  $A - B$
- c)  $A \text{ XOR } B$
- d)  $A \text{ OR } B$
- e)  $A \text{ AND } B$

Solution:

Microprocessor Assignment:

Name: Chinnoy Gaba  
 ID: 22-48056-2  
 PQ-abcde-n

$\therefore a=4, b=8 \text{ and } n=2$

(6)

|               |           |           |            |
|---------------|-----------|-----------|------------|
| V<br>overflow | Z<br>zero | S<br>sign | C<br>carry |
| Bit 3         | Bit 2     | Bit 1     | Bit 0      |

Number A =  $100 + a + b = 112$   
 Number B =  $110 + n + a = 110 + 2 + 4 = 116$

$\therefore A < B$  and  $112 \text{ in Binary} = 01110000$   
 $116 \text{ in Binary} = 01110100$

(a)  $A + B$

$$\begin{array}{r} 01110000 \\ + 01110100 \\ \hline 11100100 \end{array} \rightarrow 228 \therefore \text{overflow.}$$

$\therefore C=0, S=1, Z=0, V=1$

(b)  $A - B$

$$\begin{array}{r} 01110000 \\ - 01110100 \\ \hline 11111100 \end{array}$$

$\therefore C=0, S=1, Z=0, V=0$

(c) A XOR B

$$\begin{array}{r}
 0111\ 0000 \\
 \oplus 0111\ 0100 \\
 \hline
 0000\ 0100
 \end{array}$$

$$C = 0, S = 0, Z = 0, V = 0$$

(d) A OR B

$$\begin{array}{r}
 0111\ 0000 \\
 \vee 0111\ 0100 \\
 \hline
 0111\ 0100
 \end{array}$$

$$C = 0$$

$$S = 0$$

$$Z = 0$$

$$V = 0$$

(e) A AND B

$$\begin{array}{r}
 0111\ 0000 \\
 \& 0111\ 0100 \\
 \hline
 0111\ 0000
 \end{array}$$

$$C = 0, S = 0, Z = 0, V = 0$$